Atmel AVR XMEGA 8/16-bit High Performance Low Power Flash Microcontrollers Uživatelský manuál

Procházejte online nebo si stáhněte Uživatelský manuál pro ne Atmel AVR XMEGA 8/16-bit High Performance Low Power Flash Microcontrollers. 8/16-bit Atmel XMEGA A3BU Microcontroller Uživatelská příručka

  • Stažení
  • Přidat do mých příruček
  • Tisk
  • Strana
    / 18
  • Tabulka s obsahem
  • KNIHY
  • Hodnocené. / 5. Na základě hodnocení zákazníků
Zobrazit stránku 0
Features
High-performance, low-power Atmel
®
AVR
®
XMEGA
®
8/16-bit Microcontroller
Nonvolatile program and data memories
256KBytes of in-system self-programmable flash
8KBytes boot section
4KBytes EEPROM
16KBytes internal SRAM
Peripheral features
Four-channel DMA controller
Eight-channel event system
Seven 16-bit timer/counters
Four timer/counters with four output compare or input capture channels
Three timer/counters with two output compare or input capture channels
High resolution extension on all timer/counters
Advanced waveform extension (AWeX) on one timer/counter
One USB device interface
USB 2.0 full speed (12Mbps) and low speed (1.5Mbps) device compliant
32 Endpoints with full configuration flexibility
Six USARTs with IrDA support for one USART
Two two-wire interfaces with dual address match (I
2
C and SMBus compatible)
Two serial peripheral interfaces (SPIs)
AES and DES crypto engine
CRC-16 (CRC-CCITT) and CRC-32 (IEEE
®
802.3) generator
32-bit real time counter (RTC) with separate oscillator and battery backup system
Two sixteen-channel, 12-bit, 2msps Analog to Digital Converters
One two-channel, 12-bit, 1msps Digital to Analog Converter
Four Analog Comparators with window compare function, and current sources
External interrupts on all general purpose I/O pins
Programmable watchdog timer with separate on-chip ultra low power oscillator
QTouch
®
library support
Capacitive touch buttons, sliders and wheels
Special microcontroller features
Power-on reset and programmable brown-out detection
Internal and external clock options with PLL and prescaler
Programmable multilevel interrupt controller
Five sleep modes
Programming and debug interfaces
JTAG (IEEE 1149.1 compliant) interface, including boundary scan
PDI (Program and Debug Interface)
I/O and packages
47 programmable I/O pins
64-lead TQFP
64-pad QFN
Operating voltage
1.6 – 3.6V
Operating frequency
0 – 12MHz from 1.6V
0 – 32MHz from 2.7V
Typical Applications
Industrial control Climate control Low power battery applications
Factory automation RF and ZigBee
®
Power tools
Building control USB connectivity HVAC
Board control Networking Utility metering
White goods Optical Medical applications
8/16-bit Atmel
XMEGA A3BU
Microcontroller
ATxmega256A3BU
8362E–AVR–01/12
Zobrazit stránku 0
1 2 3 4 5 6 ... 17 18

Shrnutí obsahu

Strany 1 - Microcontroller

Features• High-performance, low-power Atmel®AVR®XMEGA® 8/16-bit Microcontroller• Nonvolatile program and data memories– 256KBytes of in-system self-pr

Strany 2

618362E–AVR–01/12XMEGA A3BU33.2 Alternate Pin FunctionsThe tables below show the primary/default function for each pin on a port in the first column,

Strany 3

628362E–AVR–01/12XMEGA A3BUNotes: 1. Pin mapping of all TC0 can optionally be moved to high nibble of port.2. If TC0 is configured as TC2 all eight pi

Strany 4

638362E–AVR–01/12XMEGA A3BUTable 33-6. Port F - alternate functions.PORT F PIN # INTERRUPT TCF0 USARTF0PF0 46 SYNC OC0APF1 47 SYNC OC0B XCK0PF2 48 SYN

Strany 5

648362E–AVR–01/12XMEGA A3BU34. Peripheral Module Address MapThe address maps show the base address for each peripheral and module in Atmel AVRXMEGA A3

Strany 6

658362E–AVR–01/12XMEGA A3BU0x0BA0 USARTF0 USART 0 on port FBase Address Name Description

Strany 7

668362E–AVR–01/12XMEGA A3BU35. Instruction Set SummaryMnemonics Operands Description Operation Flags #ClocksArithmetic and Logic InstructionsADD Rd, R

Strany 8

678362E–AVR–01/12XMEGA A3BUCALL k call Subroutine PC ← k None 3 / 4 (1)RET Subroutine Return PC ← STACK None 4 / 5 (1)RETI Interrupt Return PC ← STACK

Strany 9

688362E–AVR–01/12XMEGA A3BULD Rd, -Y Load Indirect and Pre-Decrement YRd←←Y - 1(Y)None 2 (1)(2)LDD Rd, Y+q Load Indirect with Displacement Rd ← (Y + q

Strany 10

698362E–AVR–01/12XMEGA A3BUNotes: 1. Cycle times for Data memory accesses assume internal memory accesses, and are not valid for accesses via the exte

Strany 11

28362E–AVR–01/12XMEGA A3BU1. Ordering InformationNotes: 1. This device can also be supplied in wafer form. Please contact your local Atmel sales offic

Strany 12

38362E–AVR–01/12XMEGA A3BU2. Pinout/Block DiagramFigure 2-1. Block diagram and pinout.Notes: 1. For full details on pinout and pin functions refer to

Strany 13

48362E–AVR–01/12XMEGA A3BU3. OverviewThe Atmel AVR XMEGA is a family of low power, high performance, and peripheral rich 8/16-bitmicrocontrollers base

Strany 14

58362E–AVR–01/12XMEGA A3BUAll Atmel AVR XMEGA devices are supported with a full suite of program and system develop-ment tools, including C compilers,

Strany 15

308362E–AVR–01/12XMEGA A3BU15. Interrupts and Programmable Multilevel Interrupt Controller15.1 Features• Short and predictable interrupt response time

Strany 16

318362E–AVR–01/12XMEGA A3BU0x014 RTC32_INT_base 32-bit Real Time Counter interrupt base0x018 TWIC_INT_base Two-Wire Interface on Port C interrupt base

Strany 17

598362E–AVR–01/12XMEGA A3BU33. Pinout and Pin FunctionsThe device pinout is shown in ”Pinout/Block Diagram” on page 3. In addition to general purposeI

Strany 18

608362E–AVR–01/12XMEGA A3BU33.1.5 Communication functions33.1.6 Oscillators, Clock and Event33.1.7 Debug/System functionsSCL Serial Clock for TWISDA S

Komentáře k této Příručce

Žádné komentáře