Atmel 8153J–AVR-ATxmega8E5-ATxmega16E5-ATxmega32E5_Datasheet–11/2014Features High-performance, low-power Atmel® AVR® XMEGA® 8/16-bit Microcontroller
10XMEGA E5 [DATASHEET]Atmel-8153J–AVR-ATxmega8E5-ATxmega16E5-ATxmega32E5_Datasheet–11/2014after reset, and the initial value is the highest address of
100XMEGA E5 [DATASHEET]Atmel-8153J–AVR-ATxmega8E5-ATxmega16E5-ATxmega32E5_Datasheet–11/2014Figure 37-15.Idle Mode Supply Current vs. VCCfSYS = 32MHz i
101XMEGA E5 [DATASHEET]Atmel-8153J–AVR-ATxmega8E5-ATxmega16E5-ATxmega32E5_Datasheet–11/201437.1.3 Power-down Mode Supply CurrentFigure 37-17.Power-dow
102XMEGA E5 [DATASHEET]Atmel-8153J–AVR-ATxmega8E5-ATxmega16E5-ATxmega32E5_Datasheet–11/2014Figure 37-19.Power-down Mode Supply Current vs. Temperature
103XMEGA E5 [DATASHEET]Atmel-8153J–AVR-ATxmega8E5-ATxmega16E5-ATxmega32E5_Datasheet–11/201437.1.5 Standby Mode Supply CurrentFigure 37-21.Standby Supp
104XMEGA E5 [DATASHEET]Atmel-8153J–AVR-ATxmega8E5-ATxmega16E5-ATxmega32E5_Datasheet–11/201437.2 I/O Pin Characteristics37.2.1 Pull-upFigure 37-23.I/O
105XMEGA E5 [DATASHEET]Atmel-8153J–AVR-ATxmega8E5-ATxmega16E5-ATxmega32E5_Datasheet–11/2014Figure 37-25.I/O Pin Pull-up Resistor Current vs. Input Vol
106XMEGA E5 [DATASHEET]Atmel-8153J–AVR-ATxmega8E5-ATxmega16E5-ATxmega32E5_Datasheet–11/2014Figure 37-27.I/O Pin Output Voltage vs. Source Current VCC
107XMEGA E5 [DATASHEET]Atmel-8153J–AVR-ATxmega8E5-ATxmega16E5-ATxmega32E5_Datasheet–11/2014Figure 37-29.I/O Pin Output Voltage vs. Source CurrentFigur
108XMEGA E5 [DATASHEET]Atmel-8153J–AVR-ATxmega8E5-ATxmega16E5-ATxmega32E5_Datasheet–11/2014Figure 37-31.I/O Pin Output Voltage vs. Sink CurrentVCC = 3
109XMEGA E5 [DATASHEET]Atmel-8153J–AVR-ATxmega8E5-ATxmega16E5-ATxmega32E5_Datasheet–11/2014Figure 37-33.I/O Pin Output Voltage vs. Sink Current37.2.3
11XMEGA E5 [DATASHEET]Atmel-8153J–AVR-ATxmega8E5-ATxmega16E5-ATxmega32E5_Datasheet–11/20148. Memories8.1 Features Flash program memory One linear ad
110XMEGA E5 [DATASHEET]Atmel-8153J–AVR-ATxmega8E5-ATxmega16E5-ATxmega32E5_Datasheet–11/2014Figure 37-35.I/O Pin Input Threshold Voltage vs. VCCVIH I/O
111XMEGA E5 [DATASHEET]Atmel-8153J–AVR-ATxmega8E5-ATxmega16E5-ATxmega32E5_Datasheet–11/2014Figure 37-37.I/O Pin Input Hysteresis vs. VCC37.3 ADC Chara
112XMEGA E5 [DATASHEET]Atmel-8153J–AVR-ATxmega8E5-ATxmega16E5-ATxmega32E5_Datasheet–11/2014Figure 37-39.ADC INL Error vs. VCCT = 25C, VREF = 1.0V Fig
113XMEGA E5 [DATASHEET]Atmel-8153J–AVR-ATxmega8E5-ATxmega16E5-ATxmega32E5_Datasheet–11/2014Figure 37-41. ADC Gain Error vs. VCCT = 25C, VREF = 1.0V,
114XMEGA E5 [DATASHEET]Atmel-8153J–AVR-ATxmega8E5-ATxmega16E5-ATxmega32E5_Datasheet–11/2014Figure 37-43. ADC Gain Error vs. TemperatureVCC = 3.6V, VRE
115XMEGA E5 [DATASHEET]Atmel-8153J–AVR-ATxmega8E5-ATxmega16E5-ATxmega32E5_Datasheet–11/2014Figure 37-45. ADC Offset Error vs. VREFT = 25C, VCC = 3.6V
116XMEGA E5 [DATASHEET]Atmel-8153J–AVR-ATxmega8E5-ATxmega16E5-ATxmega32E5_Datasheet–11/201437.4 DAC CharacteristicsFigure 37-47.DAC INL Error vs. Exte
117XMEGA E5 [DATASHEET]Atmel-8153J–AVR-ATxmega8E5-ATxmega16E5-ATxmega32E5_Datasheet–11/2014Figure 37-49.DNL Error vs. VCCT = 25C, VREF = 1.0V37.5 AC
118XMEGA E5 [DATASHEET]Atmel-8153J–AVR-ATxmega8E5-ATxmega16E5-ATxmega32E5_Datasheet–11/2014Figure 37-51.Analog Comparator Hysteresis vs. VCCLarge hyst
119XMEGA E5 [DATASHEET]Atmel-8153J–AVR-ATxmega8E5-ATxmega16E5-ATxmega32E5_Datasheet–11/2014Figure 37-53.Analog Comparator Propagation Delay vs. Temper
12XMEGA E5 [DATASHEET]Atmel-8153J–AVR-ATxmega8E5-ATxmega16E5-ATxmega32E5_Datasheet–11/2014All AVR CPU instructions are 16 or 32 bits wide, and each fl
120XMEGA E5 [DATASHEET]Atmel-8153J–AVR-ATxmega8E5-ATxmega16E5-ATxmega32E5_Datasheet–11/2014Figure 37-55.Analog Comparator Voltage Scaler vs. SCALEFACT
121XMEGA E5 [DATASHEET]Atmel-8153J–AVR-ATxmega8E5-ATxmega16E5-ATxmega32E5_Datasheet–11/2014Figure 37-57.Analog Comparator Source vs. Calibration Value
122XMEGA E5 [DATASHEET]Atmel-8153J–AVR-ATxmega8E5-ATxmega16E5-ATxmega32E5_Datasheet–11/201437.6 Internal 1.0V Reference CharacteristicsFigure 37-59.AD
123XMEGA E5 [DATASHEET]Atmel-8153J–AVR-ATxmega8E5-ATxmega16E5-ATxmega32E5_Datasheet–11/2014Figure 37-61.BOD Thresholds vs. TemperatureBOD level = 3.0V
124XMEGA E5 [DATASHEET]Atmel-8153J–AVR-ATxmega8E5-ATxmega16E5-ATxmega32E5_Datasheet–11/2014Figure 37-63.Reset Pin Pull-up Resistor Current vs. Reset P
125XMEGA E5 [DATASHEET]Atmel-8153J–AVR-ATxmega8E5-ATxmega16E5-ATxmega32E5_Datasheet–11/2014Figure 37-65.Reset Pin Pull-up Resistor Current vs. Reset P
126XMEGA E5 [DATASHEET]Atmel-8153J–AVR-ATxmega8E5-ATxmega16E5-ATxmega32E5_Datasheet–11/2014Figure 37-67.Reset Pin Input Threshold Voltage vs. VCCVIL -
127XMEGA E5 [DATASHEET]Atmel-8153J–AVR-ATxmega8E5-ATxmega16E5-ATxmega32E5_Datasheet–11/2014Figure 37-69.Power-on Reset Current Consumption vs. VCCBOD
128XMEGA E5 [DATASHEET]Atmel-8153J–AVR-ATxmega8E5-ATxmega16E5-ATxmega32E5_Datasheet–11/201437.10 Oscillator Characteristics37.10.1 Ultra Low-Power Int
129XMEGA E5 [DATASHEET]Atmel-8153J–AVR-ATxmega8E5-ATxmega16E5-ATxmega32E5_Datasheet–11/2014Figure 37-72. 32.768kHz Internal Oscillator Frequency vs. C
13XMEGA E5 [DATASHEET]Atmel-8153J–AVR-ATxmega8E5-ATxmega16E5-ATxmega32E5_Datasheet–11/2014the corresponding peripheral registers from software. For de
130XMEGA E5 [DATASHEET]Atmel-8153J–AVR-ATxmega8E5-ATxmega16E5-ATxmega32E5_Datasheet–11/201437.10.3 8MHz Internal OscillatorFigure 37-74. 8MHz Internal
131XMEGA E5 [DATASHEET]Atmel-8153J–AVR-ATxmega8E5-ATxmega16E5-ATxmega32E5_Datasheet–11/2014Figure 37-76. 8MHz Internal Oscillator CAL Calibration Step
132XMEGA E5 [DATASHEET]Atmel-8153J–AVR-ATxmega8E5-ATxmega16E5-ATxmega32E5_Datasheet–11/201437.10.4 32MHz Internal OscillatorFigure 37-78. 32MHz Intern
133XMEGA E5 [DATASHEET]Atmel-8153J–AVR-ATxmega8E5-ATxmega16E5-ATxmega32E5_Datasheet–11/2014Figure 37-80. 32MHz Internal Oscillator CALA Calibration S
134XMEGA E5 [DATASHEET]Atmel-8153J–AVR-ATxmega8E5-ATxmega16E5-ATxmega32E5_Datasheet–11/2014Figure 37-82. 32MHz internal Oscillator Frequency vs. CALB
135XMEGA E5 [DATASHEET]Atmel-8153J–AVR-ATxmega8E5-ATxmega16E5-ATxmega32E5_Datasheet–11/2014Figure 37-84. SDA Fall Time vs. VCC37.12 PDI Characteristic
136XMEGA E5 [DATASHEET]Atmel-8153J–AVR-ATxmega8E5-ATxmega16E5-ATxmega32E5_Datasheet–11/201438. Errata – ATxmega32E5 / ATxmega16E5 / ATxmega8E538.1 Rev
137XMEGA E5 [DATASHEET]Atmel-8153J–AVR-ATxmega8E5-ATxmega16E5-ATxmega32E5_Datasheet–11/2014Issue: TWI SM bus level one Master or slave remembering dat
138XMEGA E5 [DATASHEET]Atmel-8153J–AVR-ATxmega8E5-ATxmega16E5-ATxmega32E5_Datasheet–11/201438.2 Rev. A DAC: AREF on PD0 is not available for the DAC
139XMEGA E5 [DATASHEET]Atmel-8153J–AVR-ATxmega8E5-ATxmega16E5-ATxmega32E5_Datasheet–11/2014Issue: ADC: Averaging is failing when channel scan is enabl
14XMEGA E5 [DATASHEET]Atmel-8153J–AVR-ATxmega8E5-ATxmega16E5-ATxmega32E5_Datasheet–11/20148.5 Data MemoryThe data memory contains the I/O memory, inte
140XMEGA E5 [DATASHEET]Atmel-8153J–AVR-ATxmega8E5-ATxmega16E5-ATxmega32E5_Datasheet–11/2014Issue: AC: Flag can not be cleared if the module is not ena
141XMEGA E5 [DATASHEET]Atmel-8153J–AVR-ATxmega8E5-ATxmega16E5-ATxmega32E5_Datasheet–11/201439. Revision HistoryPlease note that referring page numbers
142XMEGA E5 [DATASHEET]Atmel-8153J–AVR-ATxmega8E5-ATxmega16E5-ATxmega32E5_Datasheet–11/201439.7 8153D – 06/201339.8 8153C – 05/201339.9 8153B – 04/201
iXMEGA E5 [DATASHEET]Atmel-8153J–AVR-ATxmega8E5-ATxmega16E5-ATxmega32E5_Datasheet–11/2014Table of ContentsFeatures . . . . . . . . . . . . . . . . .
iiXMEGA E5 [DATASHEET]Atmel-8153J–AVR-ATxmega8E5-ATxmega16E5-ATxmega32E5_Datasheet–11/201412. Power Management and Sleep Modes . . . . . . . . . . . .
iiiXMEGA E5 [DATASHEET]Atmel-8153J–AVR-ATxmega8E5-ATxmega16E5-ATxmega32E5_Datasheet–11/201423.2 Overview . . . . . . . . . . . . . . . . . . . . . . .
ivXMEGA E5 [DATASHEET]Atmel-8153J–AVR-ATxmega8E5-ATxmega16E5-ATxmega32E5_Datasheet–11/201436.7 DAC Characteristics . . . . . . . . . . . . . . . . .
XXXXXXAtmel Corporation 1600 Technology Drive, San Jose, CA 95110 USAT: (+1)(408) 441.0311F: (+1)(408) 436.4200 |www.atmel.com© 2014 Atmel Corporation
15XMEGA E5 [DATASHEET]Atmel-8153J–AVR-ATxmega8E5-ATxmega16E5-ATxmega32E5_Datasheet–11/20148.10 Device ID and RevisionEach device has a three-byte devi
16XMEGA E5 [DATASHEET]Atmel-8153J–AVR-ATxmega8E5-ATxmega16E5-ATxmega32E5_Datasheet–11/20149. EDMA – Enhanced DMA Controller9.1 Features The EDMA Cont
17XMEGA E5 [DATASHEET]Atmel-8153J–AVR-ATxmega8E5-ATxmega16E5-ATxmega32E5_Datasheet–11/2014The EDMA controller supports extended features such as doubl
18XMEGA E5 [DATASHEET]Atmel-8153J–AVR-ATxmega8E5-ATxmega16E5-ATxmega32E5_Datasheet–11/201410. Event System10.1 Features System for direct peripheral-
19XMEGA E5 [DATASHEET]Atmel-8153J–AVR-ATxmega8E5-ATxmega16E5-ATxmega32E5_Datasheet–11/2014Figure 10-1. Event System Overview and Connected Peripherals
2XMEGA E5 [DATASHEET]Atmel-8153J–AVR-ATxmega8E5-ATxmega16E5-ATxmega32E5_Datasheet–11/20141. Ordering InformationOrdering Code Package(1)(2)(3)Flash[By
20XMEGA E5 [DATASHEET]Atmel-8153J–AVR-ATxmega8E5-ATxmega16E5-ATxmega32E5_Datasheet–11/201411. System Clock and Clock options11.1 Features Fast start-
21XMEGA E5 [DATASHEET]Atmel-8153J–AVR-ATxmega8E5-ATxmega16E5-ATxmega32E5_Datasheet–11/2014Figure 11-1. The Clock System, Clock Sources, and Clock Dist
22XMEGA E5 [DATASHEET]Atmel-8153J–AVR-ATxmega8E5-ATxmega16E5-ATxmega32E5_Datasheet–11/201411.3.2 32.768kHz Calibrated Internal OscillatorThis oscillat
23XMEGA E5 [DATASHEET]Atmel-8153J–AVR-ATxmega8E5-ATxmega16E5-ATxmega32E5_Datasheet–11/201412. Power Management and Sleep Modes12.1 Features Power man
24XMEGA E5 [DATASHEET]Atmel-8153J–AVR-ATxmega8E5-ATxmega16E5-ATxmega32E5_Datasheet–11/201412.3.3 Power-save ModePower-save mode is identical to power
25XMEGA E5 [DATASHEET]Atmel-8153J–AVR-ATxmega8E5-ATxmega16E5-ATxmega32E5_Datasheet–11/201413. System Control and Reset13.1 Features Reset the microco
26XMEGA E5 [DATASHEET]Atmel-8153J–AVR-ATxmega8E5-ATxmega16E5-ATxmega32E5_Datasheet–11/201413.4.2 Brownout DetectionThe on-chip brownout detection (BOD
27XMEGA E5 [DATASHEET]Atmel-8153J–AVR-ATxmega8E5-ATxmega16E5-ATxmega32E5_Datasheet–11/201414. WDT – Watchdog Timer14.1 Features Issues a device reset
28XMEGA E5 [DATASHEET]Atmel-8153J–AVR-ATxmega8E5-ATxmega16E5-ATxmega32E5_Datasheet–11/201415. Interrupts and Programmable Multilevel Interrupt Control
29XMEGA E5 [DATASHEET]Atmel-8153J–AVR-ATxmega8E5-ATxmega16E5-ATxmega32E5_Datasheet–11/20140x0024 TCC5_INT_base Timer/counter 5 on port C interrupt bas
3XMEGA E5 [DATASHEET]Atmel-8153J–AVR-ATxmega8E5-ATxmega16E5-ATxmega32E5_Datasheet–11/2014Notes: 1. This device can also be supplied in wafer form. Ple
30XMEGA E5 [DATASHEET]Atmel-8153J–AVR-ATxmega8E5-ATxmega16E5-ATxmega32E5_Datasheet–11/201416. I/O Ports16.1 Features 26 general purpose input and out
31XMEGA E5 [DATASHEET]Atmel-8153J–AVR-ATxmega8E5-ATxmega16E5-ATxmega32E5_Datasheet–11/201416.3 Output DriverAll port pins (Pxn) have programmable outp
32XMEGA E5 [DATASHEET]Atmel-8153J–AVR-ATxmega8E5-ATxmega16E5-ATxmega32E5_Datasheet–11/201416.3.4 Bus-keeperThe bus-keeper’s weak output produces the s
33XMEGA E5 [DATASHEET]Atmel-8153J–AVR-ATxmega8E5-ATxmega16E5-ATxmega32E5_Datasheet–11/201416.4 Input SensingInput sensing is synchronous or asynchrono
34XMEGA E5 [DATASHEET]Atmel-8153J–AVR-ATxmega8E5-ATxmega16E5-ATxmega32E5_Datasheet–11/201417. Timer Counter Type 4 and 517.1 Features Three 16-bit ti
35XMEGA E5 [DATASHEET]Atmel-8153J–AVR-ATxmega8E5-ATxmega16E5-ATxmega32E5_Datasheet–11/2014There are two differences between timer/counter type 4 and t
36XMEGA E5 [DATASHEET]Atmel-8153J–AVR-ATxmega8E5-ATxmega16E5-ATxmega32E5_Datasheet–11/201418. WeX – Waveform Extension18.1 Features Module for more c
37XMEGA E5 [DATASHEET]Atmel-8153J–AVR-ATxmega8E5-ATxmega16E5-ATxmega32E5_Datasheet–11/2014The output override disable unit can disable the waveform ou
38XMEGA E5 [DATASHEET]Atmel-8153J–AVR-ATxmega8E5-ATxmega16E5-ATxmega32E5_Datasheet–11/201419. Hi-Res – High Resolution Extension19.1 Features Increas
39XMEGA E5 [DATASHEET]Atmel-8153J–AVR-ATxmega8E5-ATxmega16E5-ATxmega32E5_Datasheet–11/201420. Fault Extension20.1 Features Connected to timer/counter
4XMEGA E5 [DATASHEET]Atmel-8153J–AVR-ATxmega8E5-ATxmega16E5-ATxmega32E5_Datasheet–11/20143. Pinout and Block DiagramNotes: 1. For full details on pino
40XMEGA E5 [DATASHEET]Atmel-8153J–AVR-ATxmega8E5-ATxmega16E5-ATxmega32E5_Datasheet–11/201421. RTC – 16-bit Real-Time Counter21.1 Features 16-bit reso
41XMEGA E5 [DATASHEET]Atmel-8153J–AVR-ATxmega8E5-ATxmega16E5-ATxmega32E5_Datasheet–11/2014Figure 21-1. Real-time Counter OverviewThe RTC also supports
42XMEGA E5 [DATASHEET]Atmel-8153J–AVR-ATxmega8E5-ATxmega16E5-ATxmega32E5_Datasheet–11/201422. TWI – Two-Wire Interface22.1 Features One two-wire inte
43XMEGA E5 [DATASHEET]Atmel-8153J–AVR-ATxmega8E5-ATxmega16E5-ATxmega32E5_Datasheet–11/2014It is possible to disable the TWI drivers in the device, and
44XMEGA E5 [DATASHEET]Atmel-8153J–AVR-ATxmega8E5-ATxmega16E5-ATxmega32E5_Datasheet–11/201423. SPI – Serial Peripheral Interface23.1 Features One SPI
45XMEGA E5 [DATASHEET]Atmel-8153J–AVR-ATxmega8E5-ATxmega16E5-ATxmega32E5_Datasheet–11/201424. USART24.1 Features Two identical USART peripherals Ful
46XMEGA E5 [DATASHEET]Atmel-8153J–AVR-ATxmega8E5-ATxmega16E5-ATxmega32E5_Datasheet–11/2014The clock generator includes a fractional baud rate generato
47XMEGA E5 [DATASHEET]Atmel-8153J–AVR-ATxmega8E5-ATxmega16E5-ATxmega32E5_Datasheet–11/201425. IRCOM – IR Communication Module25.1 Features Pulse modu
48XMEGA E5 [DATASHEET]Atmel-8153J–AVR-ATxmega8E5-ATxmega16E5-ATxmega32E5_Datasheet–11/201426. XCL – XMEGA Custom Logic Module26.1 Features Two indepe
49XMEGA E5 [DATASHEET]Atmel-8153J–AVR-ATxmega8E5-ATxmega16E5-ATxmega32E5_Datasheet–11/2014The LUT works in all sleep modes. Combined with event system
5XMEGA E5 [DATASHEET]Atmel-8153J–AVR-ATxmega8E5-ATxmega16E5-ATxmega32E5_Datasheet–11/20144. OverviewThe Atmel AVR XMEGA is a family of low power, high
50XMEGA E5 [DATASHEET]Atmel-8153J–AVR-ATxmega8E5-ATxmega16E5-ATxmega32E5_Datasheet–11/201427. CRC – Cyclic Redundancy Check Generator27.1 Features Cy
51XMEGA E5 [DATASHEET]Atmel-8153J–AVR-ATxmega8E5-ATxmega16E5-ATxmega32E5_Datasheet–11/201428. ADC – 12-bit Analog to Digital Converter28.1 Features 1
52XMEGA E5 [DATASHEET]Atmel-8153J–AVR-ATxmega8E5-ATxmega16E5-ATxmega32E5_Datasheet–11/2014Figure 28-1. ADC OverviewThe ADC may be configured for 8- or
53XMEGA E5 [DATASHEET]Atmel-8153J–AVR-ATxmega8E5-ATxmega16E5-ATxmega32E5_Datasheet–11/201429. DAC – Digital to Analog Converter29.1 Features One Digi
54XMEGA E5 [DATASHEET]Atmel-8153J–AVR-ATxmega8E5-ATxmega16E5-ATxmega32E5_Datasheet–11/201430. AC – Analog Comparator30.1 Features Two Analog Comparat
55XMEGA E5 [DATASHEET]Atmel-8153J–AVR-ATxmega8E5-ATxmega16E5-ATxmega32E5_Datasheet–11/2014Figure 30-1. Analog Comparator OverviewThe window function i
56XMEGA E5 [DATASHEET]Atmel-8153J–AVR-ATxmega8E5-ATxmega16E5-ATxmega32E5_Datasheet–11/201431. Programming and Debugging31.1 Features Programming Ext
57XMEGA E5 [DATASHEET]Atmel-8153J–AVR-ATxmega8E5-ATxmega16E5-ATxmega32E5_Datasheet–11/201432. Pinout and Pin FunctionsThe device pinout is shown in “P
58XMEGA E5 [DATASHEET]Atmel-8153J–AVR-ATxmega8E5-ATxmega16E5-ATxmega32E5_Datasheet–11/201432.1.6 Oscillators, Clock, and Event32.1.7 Debug/System Func
59XMEGA E5 [DATASHEET]Atmel-8153J–AVR-ATxmega8E5-ATxmega16E5-ATxmega32E5_Datasheet–11/201432.2 Alternate Pin FunctionsThe tables below show the primar
6XMEGA E5 [DATASHEET]Atmel-8153J–AVR-ATxmega8E5-ATxmega16E5-ATxmega32E5_Datasheet–11/20145. ResourcesA comprehensive set of development tools, applica
60XMEGA E5 [DATASHEET]Atmel-8153J–AVR-ATxmega8E5-ATxmega16E5-ATxmega32E5_Datasheet–11/2014Table 32-4. PORT R – Alternate FunctionsTable 32-5. PORT D –
61XMEGA E5 [DATASHEET]Atmel-8153J–AVR-ATxmega8E5-ATxmega16E5-ATxmega32E5_Datasheet–11/201433. Peripheral Module Address MapThe address maps show the b
62XMEGA E5 [DATASHEET]Atmel-8153J–AVR-ATxmega8E5-ATxmega16E5-ATxmega32E5_Datasheet–11/20140x07E0 PORTR Port R0x0800 TCC4 Timer/Counter 4 on port C0x08
63XMEGA E5 [DATASHEET]Atmel-8153J–AVR-ATxmega8E5-ATxmega16E5-ATxmega32E5_Datasheet–11/201434. Instruction Set SummaryMnemonics Operands Description Op
64XMEGA E5 [DATASHEET]Atmel-8153J–AVR-ATxmega8E5-ATxmega16E5-ATxmega32E5_Datasheet–11/2014ICALL Indirect Call to (Z)PC(15:0)PC(21:16)Z,0None 2 / 3(1
65XMEGA E5 [DATASHEET]Atmel-8153J–AVR-ATxmega8E5-ATxmega16E5-ATxmega32E5_Datasheet–11/2014LDS Rd, k Load Direct from data space Rd(k) None 2(1)(2)LD
66XMEGA E5 [DATASHEET]Atmel-8153J–AVR-ATxmega8E5-ATxmega16E5-ATxmega32E5_Datasheet–11/2014SPM Z+ Store Program Memory and Post-Increment by 2(RAMPZ:Z)
67XMEGA E5 [DATASHEET]Atmel-8153J–AVR-ATxmega8E5-ATxmega16E5-ATxmega32E5_Datasheet–11/2014Notes: 1. Cycle times for data memory accesses assume intern
68XMEGA E5 [DATASHEET]Atmel-8153J–AVR-ATxmega8E5-ATxmega16E5-ATxmega32E5_Datasheet–11/201435. Packaging Information35.1 32A
69XMEGA E5 [DATASHEET]Atmel-8153J–AVR-ATxmega8E5-ATxmega16E5-ATxmega32E5_Datasheet–11/201435.2 32Z
7XMEGA E5 [DATASHEET]Atmel-8153J–AVR-ATxmega8E5-ATxmega16E5-ATxmega32E5_Datasheet–11/20147. CPU7.1 Features 8/16-bit, high-performance Atmel AVR RISC
70XMEGA E5 [DATASHEET]Atmel-8153J–AVR-ATxmega8E5-ATxmega16E5-ATxmega32E5_Datasheet–11/201435.3 32MA
71XMEGA E5 [DATASHEET]Atmel-8153J–AVR-ATxmega8E5-ATxmega16E5-ATxmega32E5_Datasheet–11/201436. Electrical CharacteristicsAll typical values are measure
72XMEGA E5 [DATASHEET]Atmel-8153J–AVR-ATxmega8E5-ATxmega16E5-ATxmega32E5_Datasheet–11/2014Figure 36-1. Maximum Frequency vs. VCC1.81232MHzV2.73.61.6Sa
73XMEGA E5 [DATASHEET]Atmel-8153J–AVR-ATxmega8E5-ATxmega16E5-ATxmega32E5_Datasheet–11/201436.3 Current ConsumptionNotes: 1. All Power Reduction Regist
74XMEGA E5 [DATASHEET]Atmel-8153J–AVR-ATxmega8E5-ATxmega16E5-ATxmega32E5_Datasheet–11/2014Table 36-4. Current Consumption for Modules and PeripheralsN
75XMEGA E5 [DATASHEET]Atmel-8153J–AVR-ATxmega8E5-ATxmega16E5-ATxmega32E5_Datasheet–11/201436.4 Wake-up Time from Sleep ModesTable 36-5. Device Wake-up
76XMEGA E5 [DATASHEET]Atmel-8153J–AVR-ATxmega8E5-ATxmega16E5-ATxmega32E5_Datasheet–11/201436.5 I/O Pin CharacteristicsThe I/O pins complies with the J
77XMEGA E5 [DATASHEET]Atmel-8153J–AVR-ATxmega8E5-ATxmega16E5-ATxmega32E5_Datasheet–11/2014Table 36-8. Clock and TimingTable 36-9. Accuracy Character
78XMEGA E5 [DATASHEET]Atmel-8153J–AVR-ATxmega8E5-ATxmega16E5-ATxmega32E5_Datasheet–11/2014Notes: 1. Maximum numbers are based on characterisation and
79XMEGA E5 [DATASHEET]Atmel-8153J–AVR-ATxmega8E5-ATxmega16E5-ATxmega32E5_Datasheet–11/201436.7 DAC CharacteristicsTable 36-11. Power Supply, Reference
8XMEGA E5 [DATASHEET]Atmel-8153J–AVR-ATxmega8E5-ATxmega16E5-ATxmega32E5_Datasheet–11/2014Figure 7-1. Block Diagram of the AVR CPU ArchitectureThe arit
80XMEGA E5 [DATASHEET]Atmel-8153J–AVR-ATxmega8E5-ATxmega16E5-ATxmega32E5_Datasheet–11/2014Table 36-13. Accuracy CharacteristicsNote: 1. Maximum number
81XMEGA E5 [DATASHEET]Atmel-8153J–AVR-ATxmega8E5-ATxmega16E5-ATxmega32E5_Datasheet–11/201436.9 Bandgap and Internal 1.0V Reference CharacteristicsTabl
82XMEGA E5 [DATASHEET]Atmel-8153J–AVR-ATxmega8E5-ATxmega16E5-ATxmega32E5_Datasheet–11/201436.10 External Reset CharacteristicsTable 36-16. External Re
83XMEGA E5 [DATASHEET]Atmel-8153J–AVR-ATxmega8E5-ATxmega16E5-ATxmega32E5_Datasheet–11/2014Table 36-19. Programming TimeNotes: 1. Programming is timed
84XMEGA E5 [DATASHEET]Atmel-8153J–AVR-ATxmega8E5-ATxmega16E5-ATxmega32E5_Datasheet–11/201436.13 Clock and Oscillator Characteristics36.13.1 Calibrated
85XMEGA E5 [DATASHEET]Atmel-8153J–AVR-ATxmega8E5-ATxmega16E5-ATxmega32E5_Datasheet–11/201436.13.5 Internal Phase Locked Loop (PLL) CharacteristicsTabl
86XMEGA E5 [DATASHEET]Atmel-8153J–AVR-ATxmega8E5-ATxmega16E5-ATxmega32E5_Datasheet–11/2014Table 36-26. External Clock with Prescaler (1) for System Cl
87XMEGA E5 [DATASHEET]Atmel-8153J–AVR-ATxmega8E5-ATxmega16E5-ATxmega32E5_Datasheet–11/2014Frequency errorXOSCPWR=0FRQRANGE=0 <0.1%FRQRANGE=1 <0.
88XMEGA E5 [DATASHEET]Atmel-8153J–AVR-ATxmega8E5-ATxmega16E5-ATxmega32E5_Datasheet–11/2014Note: 1. Numbers for negative impedance are not tested in pr
89XMEGA E5 [DATASHEET]Atmel-8153J–AVR-ATxmega8E5-ATxmega16E5-ATxmega32E5_Datasheet–11/201436.14 SPI CharacteristicsFigure 36-5. SPI Timing Requirement
9XMEGA E5 [DATASHEET]Atmel-8153J–AVR-ATxmega8E5-ATxmega16E5-ATxmega32E5_Datasheet–11/20147.4 ALU - Arithmetic Logic UnitThe arithmetic logic unit (ALU
90XMEGA E5 [DATASHEET]Atmel-8153J–AVR-ATxmega8E5-ATxmega16E5-ATxmega32E5_Datasheet–11/2014Table 36-29. SPI Timing Characteristics and RequirementsSymb
91XMEGA E5 [DATASHEET]Atmel-8153J–AVR-ATxmega8E5-ATxmega16E5-ATxmega32E5_Datasheet–11/201436.15 Two-Wire Interface CharacteristicsTable 36-6 on page 7
92XMEGA E5 [DATASHEET]Atmel-8153J–AVR-ATxmega8E5-ATxmega16E5-ATxmega32E5_Datasheet–11/2014Notes: 1. Required only for fSCL > 100kHz.2. Cb = Capacit
93XMEGA E5 [DATASHEET]Atmel-8153J–AVR-ATxmega8E5-ATxmega16E5-ATxmega32E5_Datasheet–11/201437. Typical Characteristics37.1 Current Consumption37.1.1 Ac
94XMEGA E5 [DATASHEET]Atmel-8153J–AVR-ATxmega8E5-ATxmega16E5-ATxmega32E5_Datasheet–11/2014Figure 37-3. Active Mode Supply Current vs. VCCfSYS = 32.768
95XMEGA E5 [DATASHEET]Atmel-8153J–AVR-ATxmega8E5-ATxmega16E5-ATxmega32E5_Datasheet–11/2014Figure 37-5. Active Mode Supply Current vs. VCCfSYS = 8MHz i
96XMEGA E5 [DATASHEET]Atmel-8153J–AVR-ATxmega8E5-ATxmega16E5-ATxmega32E5_Datasheet–11/2014Figure 37-7. Active mode Supply Current vs. VCCfSYS = 32MHz
97XMEGA E5 [DATASHEET]Atmel-8153J–AVR-ATxmega8E5-ATxmega16E5-ATxmega32E5_Datasheet–11/201437.1.2 Idle Mode Supply CurrentFigure 37-9. Idle Mode Supply
98XMEGA E5 [DATASHEET]Atmel-8153J–AVR-ATxmega8E5-ATxmega16E5-ATxmega32E5_Datasheet–11/2014Figure 37-11.Idle Mode Supply Current vs. VCCfSYS = 32.768kH
99XMEGA E5 [DATASHEET]Atmel-8153J–AVR-ATxmega8E5-ATxmega16E5-ATxmega32E5_Datasheet–11/2014Figure 37-13.Idle Mode Supply Current vs. VCCfSYS = 8MHz int
Komentáře k této Příručce